ABSTRACT DC and high frequency characteristics of innovative SOI MOSFET's such as graded channel and dynamic threshold voltage MOS are presented in this paper. These architectures are very promising for high frequency low power low voltage analog applications.
I. INTRODUCTION
The boom of mobile communications leads an increasing request of low cost and low power mixed mode integrated circuits. Maturity of silicon-based technology and recent progresses of MOSFET's microwave performances [1] , explain silicon success as compared to Ill-V technologies. Silicon-on-Insulator (SOI) based MOSFET's are very promising devices for multigigahertz applications. Thinfilm SOI MOSFET's offer indeed interesting low-voltage performances, higher speed and increased integration density, all with simpler processing than bulk silicon MOSFET's of comparable size [2] . Many recent realizations of logic circuits, memories, and RF circuits [3] have confirmed both the advantages and the viability of thin-film SOI circuits, even in the case of very large systems. Moreover, the scaling down process of CMOS devices which has started years ago and it is still improving their DC and high frequency characteristics and, of course, their compactness and power consumption. However Fig. 1 . The asymmetric doping profile was obtained by varying the position of the Vth implant along the channel, preserving the body region near the drain at natural wafer doping. Contrary to previous reports, the GC SOI processing is fully compatible with the conventional FD SOI MOSFET process flow, with no additional steps needed. Similar to a DMOS [6] , the device can be viewed as two sub-devices connected in series: an enhancement mode device at the source side, and a depletion mode device at the drain side, each has a different Vth and "channel" length. The effective channel length (Leff), when the device is on, is mainly determined by the GC region, which is much shorter than the physical gate length. As the result, for the same physical gate length, the GC device can provide higher drive current, higher peak transconductance, higher output resistance than a conventional CMOS device with Uniformly Doped (UD) channel, resulting in a high performance device with high cut-off frequency and high gain as demonstrated later. The thicknesses of the gate oxide, silicon film, and buried oxide were 30, 80, and 390 nm, respectively, and channel doping level (implanted region close to the source) was approximately equal to 1017 cm-3, resulting in a threshold voltage of 0.3 V. The MOSFET's to be characterized at high frequencies are embedded in a coplanar waveguide (CPW) structure designed to minimize the ground inductance. Using standards implemented on the SOI wafer, a throughreflect-line (TRL) calibration is performed. As a results, the reference planes are positioned close to the device, effectively reducing the input and output capacitances. More details about the calibration and de-embedding procedure can be found in [7] , [8] . with L = 0.6 prm and GC with L = 1 pm and LND/L = 0.5, it is clear that the GC configuration exhibits superior output characteristics, improving not only the saturation current but the parasitic floating-substrate effects as well. The premature breakdown voltage is increased, whereas the extremely flat saturation current exhibited by the SOI GC, presenting almost zero slope, indicates a tremendous improvement in the output conductance. Actually, the GC MOS transistor can be seen and analyzed as two FD SOI MOS sub-transistors connected in series, one for the Ptype doped region and one for the undoped channel region, the gate of these two sub-transistors being connected together. Considering a simplified small-signal equivalent circuit, we demonstrate that the output conductance (Gd) of the GC MOS is given by: Gd]Gd2 (1) Gd = Gm2 Gm2 where Gdl, Gd2 and Gm2 are, respectively, the output conductance of the FD SOI MOS transistor modeling the P-type doped channel region, the output conductance and the gate transconductance of the FD SOI MOS transistor modeling the undoped channel region. The output conductance of the GC MOS shows a similar expression than the well-known cascoded transistors topology. Thanks to the equivalent gate transconductance of the equivalent undoped FD SOI MOS sub-transistor the global output conductance of the GC MOS is greatly reduced. From Fig. 2 we extracted the Early Voltages (VEA) of the GC's with similar effective channel than the UD devices (Table I) , defining VEA by the linear regression of the IDS-VDS curve in the internal 1.5 V < VDS < 2.5 V. A great improvement in the Early Voltage of the GC devices is obtained due to the reduced channel length modulation provided by the presence of a strong depletion at the undoped region which is especially interesting in mixed analog-digital applications. Also shown in Fig. 2 Effectively, it appears that GC and UD with same effective channel length present similar subthreshold voltage as shown in Table I . Fig. 3 presents the simulated longitudinal electric field in the thin silicon film for a 2 pm GC MOS (LND/L = 0.5) and 1 pm UD MOS under VGS = 0.6 V and VDS = 0, 0.4 and 1 V. The simulations have been performed with the commercial 2-D numerical simulator SILVACO [9] . The distribution of the longitudinal electric field in the doped and undoped regions of the GC MOS is clearly shown. Comparing the longitudinal electric field for UD and GC MOSFET's of same effective channel length, an important reduction of the peak electric field at the drain side is achieved with GC MOS. This reduction of longitudinal electric field means lower impact ionization, hot electron degradation as well as higher breakdown voltage. One drawback of the GC MOS structure is the possible misalignment of the mask used to protect the GC channel region from Vth implant. The misalignment of this mask will lead to a higher or lower value of LND/L and then a higher or lower Leff than expected. The electrical characteristics of MOS transistor being strongly linked to the effective channel length, higher dispersion of transistor characteristics can be expected with GC MOS. But at the other hand, we have to keep in mind that most of the time analog transistors are composed of several gate fingers connected in parallel to each other as shown in Fig. 1 . Multi-fingers structure is usually required to reach the optimum WIL, high saturation current, low gate resistance, good microwave performance, etc. This multifingers scheme leads to a reduction of the misalignment troubles of the GC-mask. Actually, if we consider for example a misalignment of 10 00 for a drawn gate length of 1 ptm, we will have individual transistors with alternatively effective channel length of 0.4 and 0.6 ptm, instead of 0. ptm) due to the multi-finger structure). The results show an increase of the saturation drain current of less than 10 00 for the multi-finger transistors for which a GC-mask misalignment of 0.1 ptm is considered. This dispersion is not unusual and can be overcome by classical tuning techniques.
III. DYNAMIC THRESHOLD VOLTAGE SOI MOS
The dynamic threshold voltage MOS is a MOS transistor for which the gate and the body channel are tied together. Fig. 4 shows the structures of conventional and DT MOSFET's. All DTMOS electrical properties can be deduced from standard MOS theory by introducing VBS = VGS. The main advantage of DTMOS over conventional MOS is its higher drive current at low bias conditions. To keep the body to source current as low as possible, the body bias voltage must be kept lower than 0.7 V. It seems obvious that the DTMOS transistor is an attractive component for low voltage applications. But as shown in Fig. 4 , its 3-D architecture is much more complex than the conventional MOS. It results in an increase of the extrinsic parasitic components which can degrade the microwave characteristics.
OTG.S Fig. 5b for the DTMOS is slightly higher than its of the FD SOI nMOS, this means an increase of the gate transconductance. When the gate voltage is raised above 0.7 V, the gate/body to source and the gate/body to drain current increase, and the total drain current is reduced (Fig. 5b) . The magnitude of the S-parameters, current gain (H2 1) and Maximum Available Gain (MAG) are presented in Fig. 6 under VDS = 1 V with VGS= 0.6 V and 1 V, respectively for DTMOS and FD SOI nMOS. The DTMOS presents a higher IS211, and due to the increase of extrinsic capacitances and resistances related to its more complex structure, ISIII and IS221 are slightly lower.
Nevertheless, SOI DTMOS exhibits similar MAG and cut-off frequencies than FD SOI MOS under lower bias conditions. 
IV. CONCLUSION
DT and GC SOI MOSFET technologies described here are fully compatible with mainstream CMOS technology and demonstrate improved performances such as lower output conductance, higher drive current and high cut-off frequencies at low voltage low power conditions without aggressively pushing the technology through device scaling to reduce cost.
